Hybrid Design Verification Engineer (SystemVerilog/UVM)

IC Resources has an opportunity for Design Verification Engineers to join a leading UK semiconductor engineering team. You’ll work on ASIC/SoC verification lifecycles, owning the verification of complex digital subsystems and mixed-signal ICs.

Positions open at multiple levels from engineer to senior/principal, with hybrid work in Edinburgh or Newbury and a strong engineering culture.

#J-18808-Ljbffr