Secure SoC/ASIC Design Verification Engineer

zeroRISC in the United Kingdom is seeking a SoC/ASIC Design Verification Engineer to join a security-focused team. You will develop, verify and maintain silicon from architecture to tapeout, and interact with customers to deliver robust, open silicon solutions.

You will build verification environments, write test plans, diagnose issues, and drive coverage closure across power, security and performance. A background in UVM/SystemVerilog or formal verification and a passion for open source are

#J-18808-Ljbffr