Senior Design Engineer – Hybrid (FPGA/ASIC)

AccelerComm Ltd in Bristol is seeking Senior Design Engineers to work on space-qualified 5G base station technology for satellite deployment. You will deliver RTL designs for ASIC/FPGA, collaborate across architecture, verification, and implementation teams, and deploy on FPGA platforms.

The role involves working with the hardware department on cutting-edge non-terrestrial communications and offers hybrid working arrangements within Bristol, plus opportunities to contribute to EMI.

#J-18808-Ljbffr