Senior Design Engineer – Hybrid Space RTL/FPGA

AccelerComm Ltd in Cambridge is seeking Senior Design Engineers to develop RTL for non-terrestrial communications hardware, aiming to deploy a space-qualified 5G base station on satellites. You will contribute to RTL design, testbench creation, and deployment on FPGA/ASIC platforms, collaborating with Algorithm and System Architecture teams.

The role emphasizes timing, power management, and high-speed interfaces, with hybrid working and opportunities to influence the full design lifecycle.

#J-18808-Ljbffr