Senior Verification Engineer – RISC-V & CHERI Security (UK)

Codasip is seeking a Verification Engineer in the UK to verify RISC-V processors and extensions, develop test benches, and collaborate across disciplines on a brand-new platform. The role focuses on delivering end-to-end verification for complex CPUs and CHERI-enabled technologies within UK design centres in Cambridge or Bristol.

Ideal candidates have hands-on experience with SystemVerilog, Python, C++, and Rust, plus Linux automation, and a solid understanding of CPU architectures.

#J-18808-Ljbffr